That is a special form of read cycle implicitly resolved on the interrupt controller, which returns an interrupt vector. The 32-bit handle area is dismissed. Just one probable implementation is always to create an interrupt acknowledge cycle on an ISA bus using a PCI/ISA bus bridge. Share your views on https://nathanlabsadvisory.com/iot-testing-in-the-usa-protect-your-devices-from-cyber-threats/